Done pcb design

Browse Source

...

This commit is contained in:

Andis Zīle

2024-04-23 22:10:32 +03:00

parent a5221e473a

commit 25083b9dea

3 changed files with 24 additions and 8 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

pcb/source/outputs.SchDoc

Binary file not shown.