revision 1

Browse Source

...

This commit is contained in:

Andis Zīle

2024-04-24 16:28:53 +03:00

parent 3b7cd79499

commit e655803c1f

3 changed files with 84 additions and 100 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

pcb/source/block_diagram.SchDoc

Binary file not shown.

BIN

pcb/source/logic-controller.PcbDoc

Binary file not shown.