DESIGN NOTES

MAIN CONNECTOR

TE AMPSEAL 23 PIN RIGHT ANGLE (776087-x)



ISP HEADER

5V	MOSI	GND
MISO	SCK	RST



Title: PCB Drawing				MicroRally
Project: Logic Controller 8				
Revision: r1	Size: A4	Scale: 1:1		Engineer: Andis Zīle
File: logic-controller.PcbDoc				Date: 24.04.2024

ASSEMBLY NOTES



Title: PCB Drawing			MicroRally
Project: Logic Controller 8			
Revision: r1	Size: A4	Scale: 1:1	Engineer: Andis Zīle
File: logic-controller.PcbDoc			Date: 24.04.2024



Title: PCB Drawing			MicroRally
Project: Logic Controller 8			
Revision: r1	Size: A4	Scale: 1:1	Engineer: Andis Zīle
File: logic-controller.PcbDoc			Date: 24.04.2024

FABRICATION NOTES

Symbol	Count	Hole Size	Plated	Hole Type	Via/Pad
✜	27	0.30mm	PTH	Round	Via
▽	6	1.00mm	PTH	Round	Pad
□	4	1.15mm	NPTH	Round	Pad
✡	23	1.60mm	PTH	Round	Pad
⊠	2	2.85mm	NPTH	Round	Pad
○	4	3.20mm	PTH	Round	Pad
	336 Total				





NOTES:

1) THIS IS 4 LAYER BOARD
2) MATERIAL: FR4, TG 150 DEGREE C MIN
3) FR4 DIELECTRIC CONSTANT NOT SPECIFIED
4) FINISHED BOARD THICKNESS TO BE 1.60MM +/- 10%
5) TRACE WIDTHS IN ARTWORK ARE FINISHED SIZES
6) SEE FILM FOR LAYER SEQUENCE AND COPPER THICKNESSES (SHOWN AFTER PLATING)
7) MIN TRACE/SPACE 0.20/0.20 MM
8) SEE DRILL CHART FOR FINISHED HOLE SIZES
9) MIN DRILL 0.30MM
10) MAX ALLOWABLE BOW AND TWIST FOR COMPLETE PANEL 0.75%
11) SURFACE PLATING: LEAD FREE HASL
12) SOLDERMASK: LPI, BOTH SIDES. COLOR GREEN
13) SILKSCREEN: TOP AND BOTTOM SIDE. COLOR WHITE
14) FABRICATE PER THE LATEST REVISION OF IPC-6012 (IPC-6018 FOR HDI BOARDS) CLASS 2
15) BOARDS MUST COMPLY WITH UL 94V-0.
16) MFR UL LOGO, UL MARKING, DATE CODE (YYWW), AND LAMINATE PART NUMBER TO BE PLACED IN SILKSCREEN ON TOP SIDE
17) BOARDS MUST COMPLY WITH THE LATEST REVISION OF THE ROHS DIRECTIVE
18) ALL BOARDS MUST BE ELECTRICALLY TESTED FOR ISOLATION (SHORTS) AND CONTINUNITY (OPENS)
19) COMPLETE BOARDS TO BE HANDLED AND PACKED AS PER IPC-1601
20) SPECIFY USED LAMINATE SHEET SIZE AND UTILIZATION PERCENTAGE IN THE QUOTE SUBMITTED
21) PRODUCTION (WORKING) GERBER FILES REQUIRE PRIOR MANUFACTURING APPROVAL FROM THE DESIGNER
22) THIEVING NOT ALLOWED
23) ANY CHANGES TO THE STACK-UP AND DK VALUE SPECIFIED MUST BE APPROVED BY THE DESIGNER

Title: PCB Drawing			MicroRally
Project: Logic Controller 8			
Revision: r1	Size: A4	Scale:1:1	Engineer: Andis Zīle
File:logic-controller.PcbDoc			Date: 24.04.2024



Title: PCB Drawing			MicroRally
Project: Logic Controller 8			
Revision: r1	Size: A4	Scale:1:1	Engineer: Andis Zīle
File:logic-controller.PcbDoc			Date: 24.04.2024



Title: PCB Drawing			MicroRally
Project: Logic Controller 8			
Revision: r1	Size: A4	Scale:1:1	Engineer: Andis Zīle
File:logic-controller.PcbDoc			Date: 24.04.2024



Title: PCB Drawing			MicroRally
Project: Logic Controller 8			
Revision: r1	Size: A4	Scale: 1:1	Engineer: Andis Zīle
File: logic-controller.PcbDoc			Date: 24.04.2024



Title: PCB Drawing			MicroRally
Project: Logic Controller 8			
Revision: r1	Size: A4	Scale: 1:1	Engineer: Andis Zīle
File: logic-controller.PcbDoc			Date: 24.04.2024


MicroRally
Logic Controller 8
2024-04 R1
5V
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
TP1
U1
U2
C13
C3
C4
L1
R9
R10
Q6
Q3
Q4
Q5
Q7
Q8
Q9
Q10
D3
D7
D5
D4
D2
D1
C2
R11
R12
D13
D14
D15
D12
D16
D8
D9
D10
D11
Q1
Q2
C5
C9
R7
R6
FU1
FU2
C11
C12
J1




Rally
roller 8


MicroRally
Logic Controller 8
2024-v4 R1
5V
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
JP1