Andis Zīle 25083b9dea Done pcb design

2024-04-23 22:10:32 +03:00

..

block_diagram.SchDoc

Schematic design

2024-04-15 16:15:11 +03:00

connector.SchDoc

Schematic design

2024-04-15 16:15:11 +03:00

cover_page.SchDoc

Schematic design

2024-04-15 16:15:11 +03:00

history.SchDoc

Schematic design

2024-04-15 16:15:11 +03:00

index.SchDoc

saved work

2024-04-18 00:28:07 +03:00

inputs.SchDoc

Schematic design

2024-04-15 16:15:11 +03:00

logic-controller.PcbDoc

Done pcb design

2024-04-23 22:10:32 +03:00

mcu.SchDoc

Done routing

2024-04-23 17:11:00 +03:00

miscellaneous.SchDoc

Schematic design

2024-04-15 16:15:11 +03:00

outputs.SchDoc

Done pcb design

2024-04-23 22:10:32 +03:00

power.SchDoc

Done routing

2024-04-23 17:11:00 +03:00