Finished design

Browse Source

...

This commit is contained in:

Andis Zīle

2024-04-10 12:01:18 +03:00

parent 2496e9bb07

commit 708ae6ab97

21 changed files with 389 additions and 386 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

pcb/source/outputs.SchDoc Normal file

Binary file not shown.